In this study, we present the fabrication and characterization of InGaSb/AlSb p-channel high-hole-mobility-transistor devices using inductively coupled plasma (ICP) etching with BCl 3 gas. Devices fabricated by the dry etching technique show good DC and RF performances. Radiofrequency (RF) performance for devices with different source-to-drain spacing (L SD ) and gate length (L g ) were investigated. The fabricated 80-nmgate-length p-channel device with 2-m L SD exhibited a maximum drain current of 86.2 mA/mm with peak transconductance (g m ) of 64.5 mS/mm. The current gain cutoff frequency ( f T ) was measured to be 15.8 GHz when the device was biased at V DS ¼ À1:2 V and V GS ¼ 0:4 V.
T he III-V compound semiconductor quantum-well field effect transistors (QWFET) have attracted more attention as a substitution of the Si channel for advanced high-speed and low-power logic applications owing to the well-known characteristics of high electron mobility, high peak velocity and low effective mass. 1) With the success in the development of III-V n-channel QWETs for low-power and high-speed logic applications, [2] [3] [4] the development of p-type counterpart becomes an important issue to complete the complementary circuit technology. 5) For this purpose, the In x Ga 1Àx Sb alloy system shows great potential since the GaSb and InSb materials have the highest bulk hole mobilities in III-V compounds. Besides, the significant valence band barrier for such alloy enables good quantum confinement. 6, 7) Application of the compressive strain to the In x Ga 1Àx Sb layer has been demonstrated to enhance the hole mobility due to band splitting in Si and SiGe p-MOSFETs. 8) Hole mobility at room temperature up to 1200 cm 2 V À1 s À1 through strained In x Ga 1Àx Sb/AlSb quantum well with optimum growth condition of epitaxial materials leading to good RF performance has been demonstrated. 9) In this study, we investigate the effect of source-to-drain spacing (L SD ) and gate length (L g ) on the RF performance of the device. We observed an increase of 19% in the current-gain-cutoff-frequency ( f T ) with fixed L g when L SD was reduced from 3 to 2 m. On the other hand, with fixed L SD , 28% increase in f T was obtained when L g was scaled down from 200 to 80 nm. The 80-nm gate-length device with 2-m L SD exhibited a measured f T of 15.1 GHz when the device was biased at V DS ¼ À1:2 V and V GS ¼ 0:4 V. Figure 1 shows the epitaxial structure of the InGaSb pchannel QWFET. The InGaSb/Alsb heterostructure was grown on a semi-insulating 3-in. (001) GaAs substrate by solid-source molecular beam epitaxy (MBE). The AlSb/ Al 0:7 Ga 0:3 Sb composite buffer layer was used to accommodate the lattice mismatch between substrate and channel layer. The biaxial compressive strain was formed by the AlSb/Al 0:7 Ga 0:3 Sb barrier layers. Modulation doping of $1 Â 10 12 is achieved using planar Be-doped layer on top of the AlSb layer in order to increase the hole concentration. To enhance the hole mobility, the biaxial compressive strain provided by a lattice mismatch of approximately 1.8% between the AlSb/Al 0:7 Ga 0:3 Sb and the In 0:4 Ga 0:6 Sb channel layer was applied. The In 0:45 Al 0:55 As and InAs layers were capped to prevent air exposure and provide a chemically stable surface layer. Hall measurements exhibited a hole carrier concentration of 1:42 Â 10 12 cm À2 and a hole mobility of 895 cm 2 V À1 s À1 . For device fabrication, mesa isolation was carried out by inductively coupled plasma (ICP) process using BCl 3 gas and the dry etching was stopped at Al 0:7 Ga 0:3 Sb buffer layer. Compared to Cl 2 -based gases, adoption of BCl 3 gas in the dry etching process will lead to a well-controllable etching rate to obtain shallow mesa isolation. Detailed discussions can be found in our earlier work 10) Pd/Pt/Au ohmic contacts were evaporated and subsequently annealed at 340 C for 30 s in N 2 ambient, resulting in a low contact resistance of 1.81 mm and a sheet resistance of 1371 /sq. The Ti/Pt/ Au metal-line gate was formed by E-beam lithography and lift-off techniques. Finally, a 100-nm-thick SiN x passivation layer was deposit by plasma-enhanced chemical vapor deposition (PECVD) to protect the devices. Figure 2 shows the drain-source current (I DS ) as a function of drain-source voltage (V DS ) with gate-source voltage (V GS ) varied from À1 to 1 V for the 80-nm-gate and 2 Â 50-m 2 -width device. The device exhibits a maximum drain current density of 86.2 mA/mm at a gate bias of À1 V and a drain bias of À2 V. Figure 3 shows the DC transconductance (g m ) as a function of gate bias at different V DS for the same device. A peak g m of 64.5 mS/mm is observed, which is about 8% higher than that of the 200-nm device. The subthreshold slope of the device at V DS ¼ À1:2 V was extracted to be 106 mV/dec. The corresponding Schottky gate leakage as a function of gate bias for the same device is shown in Fig. 4 .
The high-frequency performance of the device was characterized through S-parameter measurement over a frequency range of 1 to 80 GHz using an HP 8510 XF vector network analyzer. Standard load-reflection-reflection-match (LRRM) calibration procedure was performed before measurement. The extrinsic current-gain cutoff frequency ( f T ) and maximum oscillation frequency ( f max ) were extracted from measurement based on the usual À6 dB/octave slope. The 80-nm device with 2-m L SD exhibited f T and f max of 15.8 and 29.2 GHz at V DS ¼ À1:2 V, respectively. These results demonstrate the feasibility of BCl 3 dry etching for shallow mesa formation in InGaSb p-channel QWFET fabrication.
f T and f max as a function of drain voltage for the 200-nm 2 Â 50-m 2 -width device with different source-drain spacing is shown in Fig. 5 . The gate was biased at peak g m for all the cases. An increase of 19% in f T is observed when L SD was reduced from 3 to 2 m. Figure 6 shows the cases for the 2 Â 50-m 2 -width device with different gate length when L SD was fixed at 2 m. We observe an increase of 28.3% in f T when the gate length was scaled from 200 to 80 nm. Apparently, gate-length scaling is much more effective in boosting f T . Such increase is almost comparable to the boost in f T due to the increase of hole mobility. 1, 8) From Figs. 5 and 6, we also observe that the variation of f T with respect to the drain bias is not as drastic as that of f max .
In conclusion, we have successfully fabricated p-channel QWFET device and characterized its performance. The effect of different source-drain spacing and gate-length on the RF performance was investigated. It is concluded that gate-length scaling is more effective than reduction of source-drain spacing. Further boost in the RF performance should be possible with device techniques such as T-shaped gate implementation, reduction of gate-to-channel distance and reduction of parasitics.
